

# International Workshop on **Early Reliability Modeling** for **Aging and Variability in Silicon Systems**

Co-Located with DATE - Dresden, Germany

## Morning

<b>Welcome and Opening</b>		
8:30-8:40	Opening Remarks	Adrian Evans <i>IROC</i>
8:40-8:50	Clereco Project Overview	Stefano Di Carlo <i>Politecnico di Torino</i>
8:50-9:00	MoRV Project Overview	Domenik Helms <i>OFFIS</i>
<b>Session I – Invited Talks</b> Chair : Dimitris Gizopoulos – <i>University of Athens</i>		
9:00-9:45	The Resilience Wall: Cross-Layer Solutions	<u>Subhasish Mitra</u> <i>Stanford University</i>
9:45-10:30	Reliability Challenges for Large ASICs	<u>Yongsheng Sun,</u> <i>HiSilicon</i>
<b>Session II – Poster Session</b> Moderator : Domenik Helms - <i>OFFIS</i>		
10:30-10:45	Poster Introduction	
10:45-11:00	Poster Presentations and Coffee Break	
<b>Session III – Tool Demos</b> Moderator : Praveen Raghavan		
11:00-11:15	Tool Demos	
<b>Session IV – Invited Talks</b> Chair : Alberto Bosio - <i>LIRMM</i>		
11:15-12:00	Reliability and Safety Challenged for Automotive Devices	<u>Wu-Tung Cheng,</u> <i>Mentor Graphics</i>
12:00-13:00	Lunch	

## Afternoon

<b>Session V - Invited Talks</b> Chair : Praveen Raghavan - <i>IMEC</i>		
13:00-13:40	Accuracy versus Breadth in Cross Layer Solutions	<u>Rob Aitken</u> <i>ARM</i>
<b>Session VI - Embedded Tutorials</b> Chair : Roland Jancke - <i>Fraunhofer</i>		
13:40-14:25	Reliability and Variability in CMOS Devices	<u>Ben Kaczer</u> <i>IMEC</i>
14:25-15:10	Aging Models for Analog Circuit Level Simulations	<u>Peter Rotter</u> <i>Infineon</i>
15:10-15:30	Poster Presentations and Coffee Break	
15:30-16:15	Aging on RT Level – Analysis and Monitoring	<u>Ulf Schlichtman</u> <i>Technical University Munich</i>
<b>Session VII – Panel Session</b> Moderator : <u>Stefano Di Carlo</u> – <i>Politecnico di Torino</i>		
16:15-17:00	Panel Session	<i>Ronald Newhard- IBM</i> <i>Riccardo Mariani –Yogitech</i> <i>Tiberiu Seceleanu - ABB</i> <i>Other panelists to be announced</i>
<b>Wrap Up</b>		
17:00-17:10	Closing Remarks	<i>Dimitris Gizopoulos</i> <i>University of Athens</i>

# Poster Presentations

## *Title*

## *Authors*

Design-Reliability Flow and Advanced Models Address IC-Reliability Issues	Mohamed Selim, Eric Jeandeaup and Cyril Descleves
Cross-Layer Approaches for an Aging-Aware Design Space Exploration for Microprocessors	Fabian Oboril and Mehdi Tahoori
NBTI Lifetime Evaluation and Extension in Instruction Caches	Shengyu Duan, Basel Halak, Rick Wong and Mark Zwolinski
Approximating Standard Cell Delay Distributions by Reformulating the Most Probable Failure Point	Dimitrios Rodopoulos, Philippe Roussel, Francky Catthoor, Yiannakis Sazeides and Dimitrios Soudris
Reliability-aware design method for CMOS circuits	Theodor Hillebrand, Nico Hellwege, Steffen Paul and Dagmar Peters-Drolshagen
Multi-Path Ageing Sensor for Cost-efficient Delay-Fault Prediction	Gaole Sai, Basel Halak, Rick Wong and Mark Zwolinski
Early Failure Prediction by Using in-situ monitors: Implementation and Application Results	Benhassain Ahmed
Ageing Impact on a High Speed Voltage Comparator with Hysteresis	Illani Mohd Nawi, Basel Halak and Mark Zwolinski
Overview of Health Monitoring Techniques for Reliability	Abhijit Deb, Bart Vermeulen and Luc van Dijk
Static Aging Analysis Using 3-Dimensional Delay Library	Haider Abbas, Mark Zwolinski and Basel Halak
LPVM: Low-Power Variation-Mitigant Adder Architecture Using Carry Expedition	Alireza Namazi and Meisam Abdollahi
Workload Impact on BTI HCI Induced Aging of Digital Circuits: A System Level Analysis	Ajith Sivadasan